Raw Metadata XML
<pkgmetadata>
<maintainer type="person" proxied="yes">
<email>vowstar@gmail.com</email>
<name>Huang Rui</name>
</maintainer>
<maintainer type="project">
<email>sci-electronics@gentoo.org</email>
<name>Gentoo Electronics Project</name>
</maintainer>
<maintainer type="project" proxied="proxy">
<email>proxy-maint@gentoo.org</email>
<name>Proxy Maintainers</name>
</maintainer>
<longdescription>
Icarus Verilog is a Verilog simulation and synthesis tool. It operates as a
compiler, compiling source code writen in Verilog (IEEE-1364) into some target
format. The compiler proper is intended to parse and elaborate design
descriptions written to the IEEE standard IEEE Std 1364-2001.
</longdescription>
<upstream>
<remote-id type="github">steveicarus/iverilog</remote-id>
</upstream>
</pkgmetadata>